White Paper

A Tour Beyond BIOS Implementing the Tiny Quark Design

Jiewen Yao
Intel Corporation

Vincent J. Zimmer
Intel Corporation

Elvin Li
Intel Corporation

Chris Li
Intel Corporation

September 2014

“Don’t be encumbered by history. Go off and do something wonderful.” Robert Noyce

[BIO]
Executive Summary

This Intel implementation of EDKII [EDK2] demonstrates the possibilities available using the scalable architecture of both the code base and the associated underlying industry standards [UEFI][UEFI PI Specification]. The UEFI firmware size for this Intel® Galileo EDKII implementation [QUARK] is 64KiB, and given its diminutive size relative to the full Quark EDKII build, it is referred to as “TinyQuark” throughout the rest of this document. TinyQuark boots Yocto Linux [YOCTO] on the Intel® Galileo [GALILEO] board using the on board flash. You can build this solution from the source code available to download using the link below.

Specifically, the TinyQuark code is at http://uefidk.intel.com/content/get-started-intel-galileo-development-board.

This paper presents the internal design of TinyQuark which can be generalized by developers to make their own small-footprint UEFI BIOS.

Goal
The feature set in TinyQuark is different with traditional one. The goal of TinyQuark is to show what is possible.

<table>
<thead>
<tr>
<th>Goal is...</th>
<th>Goal is NOT...</th>
</tr>
</thead>
<tbody>
<tr>
<td>Follow UEFI spec.</td>
<td>Follow PI spec.</td>
</tr>
<tr>
<td>Reduce feature.</td>
<td>All features.</td>
</tr>
<tr>
<td>Quark specific.</td>
<td>General for all platform.</td>
</tr>
<tr>
<td>Boot Yocto only.</td>
<td>Boot all OS.</td>
</tr>
<tr>
<td>Full chipset initialization.</td>
<td>Full chipset feature.</td>
</tr>
<tr>
<td>Full platform initialization.</td>
<td>Full platform feature.</td>
</tr>
</tbody>
</table>

Prerequisite
This paper assumes that the audience has EDKII/UEFI firmware development experience on Quark. Also, the content assumes familiarity with UEFI/PI firmware infrastructure, such as SEC, PEI, DXE, and the runtime phase, on Quark.
# Table of Contents

Overview ................................................................................................................................. 4
  Introduction to Quark .......................................................................................................... 4
  Introduction to EDKII .......................................................................................................... 4

ROM Flash size optimization .............................................................................................. 5
  Technology Summary .......................................................................................................... 5
  Fixed Resource .................................................................................................................... 5
  Remove features .................................................................................................................. 6
  Reduce features .................................................................................................................... 7
  Compiler Support .................................................................................................................. 9
  Build Option .......................................................................................................................... 9
  Result .................................................................................................................................... 10

RAM Footprint optimization ............................................................................................... 11
  Analysis ................................................................................................................................. 11
  Optimization ........................................................................................................................ 12
  Result .................................................................................................................................... 12

Conclusion ............................................................................................................................ 14

Glossary ................................................................................................................................. 15

References .............................................................................................................................. 16
Overview

Introduction to Quark
The Intel® Quark System-on-a-chip (SoC) X1000 is the first product in a new roadmap of innovative, small core products targeted at rapidly growing areas ranging from the industrial IoT [IOT] to wearables. It will bring low power and Intel compute capabilities for thermally-constrained, fan-less, and head-less applications. With its security and manageability features, this SoC is ideally suited for the Internet of Things (IoT) and for the next wave of cost-effective intelligent connected devices.

Introduction to EDKII
EDKII is open source implementation for UEFI firmware, which can boot multiple UEFI-aware operating systems. Section 2.6 of the UEFI Specification [UEFI] defines the minimum set of capabilities that UEFI-aware firmware, such as EDKII, must support. We use EDKII BIOS for the Galileo board, which uses Quark processor.

Summary
This section provided an overview of Quark and EDKII.
**Technology Summary**

A set of UEFI/EDKII related size reduction technologies to make TinyQuark are listed below. “Write Good C-Code” is NOT listed below, because it is a generic advocacy to have robust, testable code [SECURE]. Instead, this section defines how to apply Occam’s Razor to the EDKII Quark firmware and still maintain basic UEFI conformance.

In next several sections, we will discuss the size reduction techniques one by one.

---

**Fixed Resource**

To begin, the support of fixed system resources is important because it will lead to the direct on feature set of the platform.

1) **DRAM/SMRAM**

If a platform can have fixed DRAM resource, then we can remove complicated Memory-Type Range Register (MTRR) [SDM] calculation algorithm in the CPU driver. The MTRR settings can be a table driven configuration for this design with a known physical memory map.
If a platform can have fixed SMRAM, then we can remove the SmmAccess driver that supports the PI SMM interfaces [UEFI PI Specification], and just use library to get that value.

If a platform can have fixed memory mapped I/O (MMIO) and PCI resources, then we can remove PCI driver. The PCI resource setting can be done by a table driven configuration.

Remove features

Not all UEFI features are needed in TinyQuark. Some features can be removed directly, like S3 [ACPI], ATA bus [ATA], USB bus [USB], SCSI bus, network [UEFI], HII [UEFI], UEFI secure boot [UEFI], TPM [TCG], or dynamic PCD [UEFI PI Specification].

Removing some features need fixed resource support, like PCI bus driver.

The biggest component removed in TinyQuark is the PEI Core, though. TinyQuark has SEC linked DecompressLib, and the code in SEC jumps directly into DxeIpl. DxeIpl links into the memory reference code (MRC), finishes memory initialization, and then jumps into the DxeCore. The DXE Core provides the basic UEFI capabilities, such as the boot services.

The detail flow of SEC->DXE is shown below:

Please refer to QuarkPlatformPkg.dsc and QuarkPlatformPkg.fdf for more detail on how many features are removed.
For ResetVector module, refer to QuarkPlatformPkg/Cpu/Sec/ResetVector
For SecTrampoline module, refer to QuarkPlatformPkg/Cpu/SecTrampoline
For Dxelpl module, refer to QuarkPlatformPkg/Cpu/SecCore

**Reduce features**

Even if a component is still needed in TinyQuark, we can make a simplified version. For example:

1) CpuArch. No SetMemoryAttribut() support, because MTRR is fixed and programmed in Dxelpl.
Refer to IA32FamilyCpuBasePkg/SimpleCpuArchDxe

2) Variable. Just expose empty variable driver. Or later we can have some fixed data integrated in this driver. So there is no need to allocate specific Variable FV region.
Refer to TinyBootPkg/Universal/Variable/NullVariableRuntimeDxe/NullVariableRuntimeDxe.inf

3) ACPI. No generic ACPI_TABLE or ACPI_SDT driver. We created AcpiLib to support SetAcpi() only in AcpiPlatform driver.
Refer to TinyBootPkg/Library/AcpiTableLib

4) Terminal. No driver model. Only support PcAnsi.
Refer to TinyBootPkg/Universal/Console/SimpleCombinedTerminalDxe

5) Serial. No driver model. Link SerialPortLib directly.
Refer to TinyBootPkg/Universal/Console/SimpleCombinedTerminalDxe

6) PE/COFF lib. Support PE32 only, no PE32+ or TE.
Refer to TinyBootPkg/Library/BasePeCoffLibPe32

7) DXE Core: No GUIDED_SECTION, no Decompression, no FVB, no EBC, no HII, no DebugInfo table.
Refer to TinyBootPkg/Core/SimpleDxeCore

8) SMM: SMM is redesigned. We removed SmmCore. See below for detail:

Current EDKII has SmmIpl, SmmCore, and SmmCpu driver. SmmIpl will load SmmCore into SMRAM. SmmCore will load all SMM drivers into SMRAM, including SmmCpu driver, SmmPch driver, SmmPlatform driver, etc.
After the SmmCpu driver is loaded, SMBASE rebase happens. Then the next SMI will trigger into the SmmCpu driver. Then the SmmCpu driver passes control to the SmmCore, and the SmmCore calls each Smm root handler driver, as registered by SmmPch driver, to dispatch the respective SMI handler.
In simplified version, we remove the SmmCore. We let the SmmIpl find the SmmCpu driver and load it into SMRAM to do the SMBASE rebase operation. Another activity entails the conversion of all SmmPlatform drivers into a library and link this library into SmmCpu drive. Then the next SMI will trigger a machine mode switch so that control is passed into the SmmCpu driver, and the SmmCpu driver will call a SmmPlatform library to dispatch the SMI handler.
Please refer to QuarkPlatformPkg.dsc and QuarkPlatformPkg.fdf for more detail on simplified version driver.

For the SmmIpl/SmmCpu module, refer to IA32FamilyCpuBasePkg/SimplePISmmCpuDxeSmm
For SmmPlatform lib, refer to QuarkPlatformPkg/Library/SmmPlatformHookLib.

**Compiler Support**

1) Do not use the /Zi compiler flag
2) Do not use the /DEBUG link flag
3) These flags can be added in the debug phase, but do not use them in final release, so that debug information in PE image is removed.

**Build Option**

1) Use NULL Debug lib.
   DebugLib|MdePkg/Library/BaseDebugLibNull/BaseDebugLibNull.inf
   Refer to QuarkPlatformPkg.dsc

2) Do not use dynamic PCD.
   PcdLib|MdePkg/Library/BasePcdLibNull/BasePcdLibNull.inf
   Refer to QuarkPlatformPkg.dsc

3) Use TE image
   [Rule.Common.SEC]
   FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED {
     TE TE Align = 8 $(INF_OUTPUT)/$(MODULE_NAME).efi
     RAW BIN Align = 16 |.com
   }
   Refer to QuarkPlatformPkg.fdf

4) Do not use UI/VER section.
   [Rule.Common.DXE_DRIVER]
   FILE DRIVER = $(NAMED_GUID) {
     DXE DEPEX DXE DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex
     PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi
     # UI STRING="$(MODULE_NAME)" Optional
     # VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER)
   }
   Refer to QuarkPlatformPkg.fdf

5) Rebase when build.
   [FV.EDKII_BOOT_SLIM]
   BlockSize = 0x1000
   FvBaseAddress = 0x80010000
   FvForceRebase = TRUE
   ...
Refer to QuarkPlatformPkg.fdf

6) Use LZMA F86 compression

FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D791 {
  SECTION GUIDED D42AE6BD-1352-4bf6-909A-CA72A6EAE889
  PROCESSING_REQUIRED = TRUE { # LzmaF86
    SECTION FV_IMAGE = EDKII_BOOT_SLIM
  }
}

Refer to QuarkPlatformPkg.fdf

Result

Table 1 TinyQuark ROM module size

<table>
<thead>
<tr>
<th>NonCompressed</th>
<th>Size (bytCategory)</th>
<th>Compressed</th>
<th>Size (bytCategory)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SecTernotline</td>
<td>8012 Platform</td>
<td>Discipl (768 - 17000)</td>
<td>22084 Platform</td>
</tr>
<tr>
<td>ResetVector</td>
<td>1208 Platform</td>
<td>SimpleDxCore</td>
<td>46652 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SimpleDxArch</td>
<td>5124 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Metronome</td>
<td>1252 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RuntimeDx</td>
<td>3644 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PlatformVariableRoutine</td>
<td>1764 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ResetSystemRoutine</td>
<td>1672 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SimplePktCtx</td>
<td>3748 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PlatformInitDxe</td>
<td>5732 Platform</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PlatformFixedPolResource</td>
<td>3140 Platform</td>
</tr>
<tr>
<td></td>
<td></td>
<td>QPCIInitDxe</td>
<td>5316 Silicon</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AcpiPlatform</td>
<td>4100 Platform</td>
</tr>
<tr>
<td></td>
<td></td>
<td>AcpiTable</td>
<td>3650 Platform</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SimpleSapiIpl</td>
<td>4664 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SimplePktCpu</td>
<td>5724 Platform</td>
</tr>
<tr>
<td></td>
<td></td>
<td>IohInitDxe</td>
<td>1268 Silicon</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CombinedTerminalDxe</td>
<td>5332 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Legacy8259</td>
<td>2020 Generic</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TinyDxe</td>
<td>2116 Platform</td>
</tr>
</tbody>
</table>

Summary

<table>
<thead>
<tr>
<th></th>
<th>Size</th>
<th>Percentage</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generic</td>
<td>30989</td>
<td>48.46%</td>
<td>USFI generic API</td>
</tr>
<tr>
<td>Silicon</td>
<td>9674</td>
<td>16.13%</td>
<td>Silicon Initialization</td>
</tr>
<tr>
<td>Platform</td>
<td>23278</td>
<td>36.41%</td>
<td>Platform Initialization</td>
</tr>
<tr>
<td>total</td>
<td>65341</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

FV Space Information

EDKII_BOOT_STAGE1_IMAGE1 [99%Full] 65536 total, 65216 used, 320 free

Summary

This section describes how to reduce ROM flash size.
**RAM Footprint optimization**

**Analysis**

In the earlier section we reduce the amount of real-estate consumed in the SPI NOR flash, thus allowing more space for the operating system and other data. But the SPI NOR isn’t the only factor to impact the bill of materials (BOM). The other factor that impacts a board cost is volatile memory or RAM usage.

As such, we did an analysis on RAM footprint on the 64K TinyQuark, and we realized that the image in Quark firmware is copied 4 times during boot, which can be avoided in practice.

1) Dxelpl, will prepare Decompressed FV to DxeCore. This is first copy.
2) Once DxeCore finds a FV, it will copy FV into RAM. The reason is that DxeCore does not know if it is on flash or DRAM.
3) Then in DriverDispatch phase, DxeCore constructs a list for all FFS and SECTION there. The section stream for FFS is 3rd copy for each PE/COFF image.
4) Finally, when DxeCore starts loading UEFI image, it allocates another memory and use PeCoff library to load and relocate PE image. Now it is 4th copy.

The detailed memory layout before optimization is below:

![Figure 5 Current DXE Core](image-url)
Optimization

So the optimization could be: reuse old buffer as much as possible.

1) The DecompressedFv buffer is the base.
2) The CachedFv could be a pointer to original DecompressedFv buffer.
3) The section stream for FFS can still point to original buffer.
4) Then for the PE/COFF image, we relocate all PE/COFF images at build time. So a normal DXE driver or UEFI driver is execute-in-place (XIP), so that it can be run directly from the SPI NOR. For the DxeRuntime driver, it is special because it needs to reside in runtime memory (i.e., memory of type EFI_MEMORY_RUNTIME [UEFI]). So the DxeCore just needs to allocate Runtime Paged memory and do the relocation for the runtime driver.

The detailed memory layout after optimization is below:

Result

Before optimization, the memory size used is 760K (624K allocated during boot + 136K decompressed FV). After optimization, the memory size used is 340K (204K allocated during boot + 136K for the decompressed FV).

Table 2 TinyQuark component RAM size
<table>
<thead>
<tr>
<th>Component (MemType)</th>
<th>Size (K)</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1) Decompressed FV</td>
<td>136</td>
<td>34</td>
</tr>
<tr>
<td>ACPI Reclaim (9)</td>
<td>48</td>
<td>12</td>
</tr>
<tr>
<td>ACPI NVS (0xA)</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>Runtime Code (5)</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>Runtime Data (6)</td>
<td>12</td>
<td>3</td>
</tr>
<tr>
<td>Boot Code (3)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Boot Data (4)</td>
<td>120</td>
<td>30</td>
</tr>
<tr>
<td>--- Stack</td>
<td>32</td>
<td>8</td>
</tr>
<tr>
<td>2) Total allocated during boot</td>
<td>204</td>
<td>51</td>
</tr>
<tr>
<td>Total memory Used</td>
<td>340</td>
<td>85</td>
</tr>
</tbody>
</table>

**Summary**
This section describes the how to reduce RAM footprint size.
Conclusion

This Intel implementation of EDKII is a demonstration showing the possibilities available using the scalable architecture of EDKII source code technology and the flexibility of the UEFI Specification. The 64K “TinyQuark” demonstrates the scalability of the EDKII architecture and how to create a UEFI conformant Firmware solution that has a very small flash size and can minimize DRAM usage. This allows for a slim boot load environment for a subsequent UEFI OS or a slim execution environment for bare metal execution that can suffice just using UEFI services.
Galileo - Intel® Galileo development board uses Quark.

PI – Platform Initialization. Volume 1-5 of the UEFI PI specifications.

Quark – The Intel® Quark SoC X1000 is the first product in a new roadmap of innovative, small core products targeted at rapidly growing areas ranging from the industrial IoT to wearables.

SMM – System Management Mode. x86 CPU operational mode that is isolated from and transparent to the operating system runtime.

SPI NOR – serial peripheral interface not-OR flash. This is memory mapped flash for execute in place firmware and features byte read/write and block erase.

UEFI – Unified Extensible Firmware Interface. Firmware interface between the platform and the operating system.

XIP – Execute-in-Place. A style of execution from a memory-mapped flash device, such as SPI NOR.
References

[ACPI] Advanced Configuration and Power Interface (ACPI) version 5.1 www.uefi.org

[EDK2] UEFI Developer Kit www.tianocore.org


[GALILEO] Intel® Galileo development board http://uefidx.intel.com/content/get-started-intel-galileo-development-board


[QUARK] Intel Quark Technology http://uefidx.intel.com/projects/quark


www.trustedcomputinggroup.org

[UEFI] Unified Extensible Firmware Interface (UEFI) Specification, Version 2.4.b
www.uefi.org


[USB] Universal Serial Bus (USB) www.usb.org/home

[YOCTO] Yocto Linux project https://www.yoctoproject.org/
Authors

Jiewen Yao ([jiewen.yao@intel.com](mailto:jiewen.yao@intel.com)) is EDKII BIOS architect, EDKII FSP package maintainer with Software and Services Group at Intel Corporation.

Vincent J. Zimmer ([vincent.zimmer@intel.com](mailto:vincent.zimmer@intel.com)) is a Senior Principal Engineer with the Software and Services Group at Intel Corporation.

Elvin Li ([elvin.li@intel.com](mailto:elvin.li@intel.com)) is a EDKII BIOS architect and developer with the Software and Services Group at Intel Corporation.

Chris Li ([chris.li@intel.com](mailto:chris.li@intel.com)) is a EDKII BIOS architect and developer with the Software and Services Group at Intel Corporation.
This paper is for informational purposes only. THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

Intel, the Intel logo, Intel. leap ahead. and Intel. Leap ahead. logo, and other Intel product name are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright 2014 by Intel Corporation. All rights reserved